Introduction
Open-interconnect is becoming an important fault in today's advanced manufacturing process [17] . Current CMOS ICs may have six or more metal interconnect layers along with numerous vias and contacts. These are susceptible to open faults due to material defects or processing anomalies, electro-migration or thermal stress [5, 8, 171. Furthermore,  according to the SIA road map, the total length of interconnect wires grows exponentially, as shown in Figure 1 . This also increases the likelihood of occurrence of this type of defects in a chip.
Modeling an open defect at logic level presents a challenge. In the case of finite resistance, an open can be modeled by a combination of transition faults. However, if the defect has an infinite resistance, it may cause itself and its fanout branches to float [4, 121. As shown in Figure 2 , the logic value on a stem with an open can he resolved differently at its fanout branches. This is due to the dif- Consequently a cause-and-effect (e.g. building fault dictionary) approach is encumbered by the lack of a simple deterministic fault model. A mixed mode simulation scheme can circumvent the problem but it may result in higher costs
[5, 81. Recently, Venkataraman and Drummonds proposed a diagnostic algorithm for open-interconnect faults at logic level [17] . In that work, the authors introduce the notion of a net diagnostic model, which is a superset of all ohservable faults for a stem and its fanout. Their method then proceeds to build a composite output pattern for each open fault, which is used in matching the output response of the faulty chip.
In this paper, we present a simulation-based model-free diagnosis algorithm for multiple open-interconnect faults.
The algorithm proceeds in two phases. The first phase identifies tuples (pairs, triples, etc) of suspect faulty lines following an incremental diagnosis methodology. During incremental diagnosis [ 161, the algorithm iteratively identifies suspect faulty locations one at a time. For each location, it selects a suitable faultlerror model, which brings the logic behavior of the circuit and its specification closer, and [2, 141, this work tailors the notion of logic unknown to an incremental framework in which faults in random error locations, not in regions, are identified. The second phase reduces the number of candidate fault tuples through a generalized fault-simulation scheme that enumerates the effects of an arbitrarily complex fault. The paper is organized as follows. We present the open fault model and the motivation for this work in Section 2.
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An overview of the algorithm is presented and illustrated with a simple example (Section 3). The subsequent two sections (4 and 5) describe the method and Section 6 contains results for ISCAS'85 and full-scan ISCAS'89 sequential circuits. Section 7 concludes the paper.
Fault Model and Model-Free Diagnosis
In this work, the behavior of a chip corrupted with multiple open-interconnect faults is not explicitly emulated due to the lack of a suitable (deterministic) fault model. Instead, a worst case scenario is used: make the logic value of the wire with an open fault behave completely at random. The purpose of this fault model is not to emulate realistic behavior of open-faults but to generate a worst-case scenario for evaluating the diagnostic algorithm.
In this model, all fanout branches of a stem behave at random independent of the value on the stem or each other. As illustrated in Figure 2, In most logic-level diagnostic tools [7, 10, 11, 16, 18, 19, 201 , explicit knowledge of fault models is necessary. In these instances, diagnosis is simplified in the sense that a fault model acts as an assumption to help narrow the possible candidates. For example, if a net is injected with a stuck-at fault, the cardinality of the fault model is 3 (i.e. SA-0, SA-I, and fault-free). The accuracy of such a diagnostic algorithm depends on the validity of the fault model. In the case of simple fault models, this approach is efficient and accurate. In the case of complex phenomena, such as bridging faults and design errors, it may even fail to capture some faulty effects [IO, 161. These observations motivate to find a model-free diagnosis algorithm. In this work, we demonstrate such an algorithm that identifies candidate locations incrementally [ 161. It reasons with ternary logic values without any assumption on how a fault should behave or where it is located. We also evaluate its performance in presence of multiple open faults. In the future, we intend to investigate cases of multiple faults of different type (stuck-at, open, bridge, etc) coexistent in a circuit.
Method Overview
We refer to a line under consideration by diagnosis as a suspect line. Any set of lines returned by diagnosis is called a candidate tuple. Using this terminology, our diagnostic problem is formulated as follows. Given a logic netlist and a faulty chip, we seek a set of candidate tuples, any one of which may potentially account for the logic behavior of the corrupted implementation. Observe that a fault tuple can be classified as either actual or equivalent in the diagnosis context [IS] . Obviously no diagnostic method can distinguish between them because both explain the fault effects. A test engineer needs to inspect the physical chip to find the actual cause of the fault(s).
The algorithm accepts a gate-level specification and the logic behavior of a faulty chip, and produces a list of probing sites for test engineers. faults located on lines Gg and Gg. In that figure, each line also carries its simulated fault-free/faulty value [ 11 for a single vector. In this example, it is seen that both primary outputs are erroneous. Recall that in fault diagnosis, faulty values are the "desired behavior" we t r y to capture by injecting fault models at appropriate locations in our simulatable netlist. Apparently, the internal values of the faulty chip are not visible to the algorithm.
The first phase of the diagnosis algorithm tries to identify the fault locations one at a time. Assume that this phase returns with location Gg. Next, the algorithm places a logic unknown on Gg and simulates its fanout cone, as shown in Figure 4 (b). It can be seen that the unknown propagates to GI, which is originally an EPO. At the second iteration of phase I (Figure 4 (c) ), the algorithm ignores all lines with unknown value and identifies Gg as the second potential fault location. Again, it places an unknown value X on Gs and simulates its fanout cone. Now that every EPO has an unknown value on it, the first phase concludes and returns {Gs , Go} as a candidate tuple.
During the second phase, for each tupIe returned by the first phase, the algorithm enumerates all the possible combination of binary logic values (0 and 1) for each vector simulated on all its member lines. In the case of a stem, its branches are considered as separate lines so that we cover all possible error effects. Intuitively, this exhaustive simulation captures all possible faulty effects that may arise from the underlying locations for each vector. In this example, the tuple {Gx,Gg} is expanded to { G 8 , G g --r~~, G~+ 1 5 } .
There are 23 possible combination of logic values for this triple, only two of which are shown in Figure 4(d) . The values in the upper square boxes are those produced by assigning the ordered tuple logic values {l, 1 , l ) and the lower ones are produced by logic values { l , O , O}. We observe that both combinations produce the faulty value on O1 but only the lower one does on 0 2 . As long as a single Combination produces the observed EPO behavior, phase I1 qualifies the tuple as a valid solution. Therefore, (G8, Cg} is the output of the algorithm.
Phase I: Incremental Diagnosis
The first phase of diagnosis identifies a set of candidate tuples so that if the logic unknown value is placed on every member line of the same tuple, all the EPOs will have the unknown value. In this phase, the algorithm finds the faults in each tuple iteratively. As illustrated in Figure 3 , each pass consists of three steps. First, a 3-valuedpath-trace routine marks suspect lines. Then a novel suspect compaction scheme reduces the suspect list by grouping lines with similar unknown simulation behavior into a single class. It also ranks these classes by using a matching formula at the primary outputs. Finally, the top ranking class is chosen and the unknown value X is placed on one representative member of the class. Multiple passes are conducted until all the EPOs are covered by the unknown value. All suspect classes picked along one path are grouped together to form one candidate class tuple. Each of these tuples is a potential solution to the diagnosis problem.
To improve the run-time efficiency, the results of parallel vector simulation for every line in the circuit are stored in indexed arrays as in [15] . The i-th entry of this logic array for line l contains the well-defined (0 or 1) logic value of 1 when the i-th input vector is simulated or a logic unknown X due to Phase I of diagnosis. This array is properly updated to reflect the effect of injecting and simulating unknown values. The following definition aids the remaining discussion.
Definition A diagnostic configuration is a partially diagnosed circuit during incremental diagnosis and consists of the circuit structure and the indexed m a y of logic values on each line. A diagnostic configuration that has at least one EPO remaining is called active. Otherwise, it is inactive. Therefore, a line with an X can provide no information to path-trace.
The following two theorems prove that 3-valued pathtrace is pessimistic enough to guarantee inclusion of all equivalent tuples.
Theorem 1 rfthe logic unknown value is simulated simnltaneously on all lines with opens then all EPOs obtain the unknown value as well.
Proof. Placing the unknown values on all fault-injected
lines is equivalent to just placing the unknown on all these lines in a fault-free circuit. As such, the unknown value propagates identically in both circuits due to the absence of any fault effects. A fault free circuit has no EPO. Therefore, all EPOs are eliminated (by logic unknown) from the circuit. 
Proof. It has been shown in [I51 that the original path-
trace algorithm marks at least one member of each equivalent solution tuple. The added rule does not affect its proof. Because placing the unknown value on a line annuls its fault propagation, any lines belonging to the fanout portion of its sensitized path cannot be marked in the subsequent path traces. Therefore, if the search tree is allowed to be fully explored, each level-by-level traversal monotonically reduces the number of faults in each equivalent tuple by one. Eventually, all the solution tuples are selected. By Theorem 1, they all qualify as candidate tuples. o This path-trace algorithm is implemented to trace simultaneously from all EPOs generated by hundreds of vectors.
For each line, we count the number of times it has been traced. Only the top ranked lines, specified by a use-defined parameter, qualify for subsequent procedures.
Suspect Compaction
Although fast and useful, the 3-valued path-trace has low resolution due to its conservative nature. To prune the search space (tree) quickly without losing fault coverage, we devise a suspect class compaction method. Experiments show that this helps achieve dramatic reduction in search space and run-time when compared to brute-force. Suspect class compaction performs the following operations: 0 collapse the suspect list (set of candidate circuit lines) of each node into fewer classes, which are used instead of individual lines in subsequent diagnosis.
compute a score for each compacted class, which is a weighted sum of how many EPOs it can correct, how many previously correct primary output now contains logic unknown, and how frequently it is marked by the 3-valued Path-Trace.
rank the classes by their score for selection during tree traversal.
Suspect compaction reduces the number of children for each node in the tree and possibly the overall level of the tree. As seen in the experimental section. very few rounds are needed to capture all the injected faults. The suspect compaction does so by partitioning the suspect list into classes, each of which can he represented by one member line. The conceptual example that follows illustrates the motivation behind this approach. RO and propagated to its headline (i.e. the first stem that dominates RO [l]). In R2, the logic unknown at its input propagates to its output because all the other fan-ins of R2 have non-controlling (NC) values. However, this is not the situation for R I because one of its fan-ins has a controlling value (C). In this example, a logic unknown at RO or a logic unknown at R2 or at both have the same effect at the primary outputs. We also observe that simulating a logic unknown at RO introduces a superset of unknown values in the circuit. Therefore, simulating the propagating effect of each one separately seems wasteful. Rather, we can compact RO's and R2's fault effects together by placing a logic unknown in RO and simulating it in its fan-out cone. This approach gives an upper bound estimation of the EPOs a line from RO or R2 can rectify (i.e. change to logic unknown value).
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Pseudocode for the compaction algorithm is found in Figure 6 . Lines IO through 12 of the algorithm give the compaction criterion: line M is in the same class with L only if logic unknowns can always propagate from L to A4
for all test vectors. This condition enforces the requirement that simulating the fanout cone of L can produce a upper bound of the number of EPOs turning into Xs for any line inside the class. Clearly a compaction class has to he associated with a particular diagnostic configuration. When applied to Example 3, it groups RO and R2 into one compacted class and recognizes some line from RO as the class representative. The representative of the class has the useful property that simulating the unknown value on it makes the most EPOs turning to unknown that any other member in its class. Experiments show that diagnostic time is reduced at the cost of having a somewhat lower diagnostic resolution. However, as explained in Section 5, the resolution is regained in the second phase of the algorithm.
SearchTree
Because numerous suspect locations exist for each active diagnostic configuration, a search free is built to facilitate data management similar to [16] . In the example of Figure I , each node (represented by an ellipse) of the tree represents a diagnostic configuration. For each active diagnostic configuration, a ranked list of candidate classes are compiled, as explained in Section 4.2. Candidate classes are named by a single letter and placed inside the squares. The root node of the tree, NO, has 3 candidate classes: A, B and C. Node N 4 is inactive so it has no candidate classes. To go from a node to one of its branches, a candidate class is chosen (represented by a labeled arrow). A logic unknown value placed on its representative member and its fanout cone simulated to produce the new diagnostic configuration. Whenever an inactive configuration is reached, we call it a successful leaf(e.g. N4). An unsuccessful leafoccurs when the depth hound (user-defined at the start ofthe algorithm) is violated by a node with an active configuration. Therefore, the candidate classes identified along the path between the root and a successful leaf form a solution set. In the figure, { A, E } forms such a candidate tuple.
To capture all faults in reasonable time, the search tree is traversed in a hreadthldepth first manner simultaneously and it proceeds in rounds [ 161. During each round, all nodes Paper 38.1
( 1 ) Compact(candidate list) ( ( if L does not belong to any compacted class ( 6 ) place X on L ( 7 ) for all the vectors, simulate the fanout cone of L with active configurations are extended by one branch. For example, the root node (NO) is first produced in the first round in Figure 7 . In the subsequent two rounds, {Nl} and {N2, N3) are identified respectively. Node N4 is identified in the fourth round along with the children for {N3} and {NZ} (not shown in figure) . At the end of the Phase I, all the successful leaves are examined to extract tuples of candidate classes. The Cartesian product of all lines in these classes is computed and this is the input to Generalized Fault Simulation in Phase 11, described next.
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Phase 11: Generalized Fault Simulation
Phase I has the advantage of pruning the diagnostic space quickly. However, the list of candidate tuples it returns can be large due to the pessimistic nature of the underlying algorithms and the logic unknown. In Phase 11, each of the the candidate tuples undergoes a full or partial enumeration of its values in a process called Generalized Fault Simulation (GFS). GFS is a generalization of the error simulation process developed in [15].
GFS emulates the effect of an arbitrarily complex fault on a line tuple. It accepts as inputs the circuit specification, a symptom and a list of candidate tuples, returned by Phase I in this case. As explained in Section 3, stems are replaced with their branches to comply with the worst-case fault model of Section 2. Next, GFS simulates all possible logic values on lines of the candidate tuples and for all test vectors, as explained below. When the number of branches is large, it may he computationally expensive to simulate all applicable combinations of logic values. Instead, we place a logic unknown on a suhset of them and perform the complete GFS on the remaining branches. For example, in the circuit of Figure 8 , an unknown is placed on G Q -~~ and GFS is performed on G8 and GS-l*. Again, we show the results of simulating only two fault excitation situations in that figure. When qualifying tuple (G8, G g } , we ignore output 0 2 , which has logic unknown on it. Only the other output needs to produce the faulty response.
Experimental Results
We tun experiments on ISCAS'85 and on full-scan versions of lSCAS'89 circuits. Circuits are first optimized for area ( s c r i p t . rugged) using SIS [131. For every circuit, we perform sixty experiments. In the first twenty a single open fault is randomly injected, in the next twenty two opens are injected and in the last twenty the circuit is corrupted with three opens. Most faults are injected on stems which produce a worst-case location scenario for an open.
In all experiments, diagnosis uses less than 1000 vectors, a combination of stuck-at fault vectors [6] and random vectors. Test vector generation for open faults is not the subject of this work [12]. Experiments are reported on a Sun Ultra 10 machine with 256 MB of memory.
During diagnosis, the search tree is not fully traversed. This is because suspect compaction places the candidates close to the top of the tree. Recall that the algorithm traverses the search tree in rounds. The more rounds the more coverage achieved. When conducting experiments, we observed that the first actual defect is discovered within 5 rounds. So rather arbitrarily, we execute 5, IO and 15 rounds for circuits compted with one, two and three opens respectively.
Results for circuits with one open fault are in Table 1 .
The first column has the name of the benchmark and the second the number of lines it contains. The next column contains the average number of search tree nodes visited during diagnosis. Next, the average values for the number of candidate tuples, of probe sites and of time spent (in CPU seconds) are shown. The prohe sites are the distinct locations a test engineer needs to examine. In most cases, Phase I1 reduces the number of candidate tuples by a factor of 3 or more, and the probe sites as well.
The last column contains the hit ratio in identifying the actual fault. The algorithm identifies both actual and equivalent fault tuples. The injected faults are found with 100% success rate in almost all circuits within a short time. The multiplier C6288 contains many fan-outs and reconvergences, which create an unfavorable environment for diagnosis. We find experimentally that it usually takes twice as many rounds to capture the injected faults than in other circuits.
The results for two and three open faults diagnosis are summarized in Table 2 . We present the average number of probe sites, total CPU time and hit ratio (h.r.). The algorithm achieves 100% hit ratio in most cases while the number of probe sites remains small. These results demonstrate the flexibility of the proposed approach as it can capture most faults with good resolution (i.e. short probe list). It was also observed that the compaction heuristic reduces the width of the tree (i.e., number of nodes per level) by one order of magnitude or more. Therefore, few rounds are needed to achieve high hit ratio. 
Conclusion
In this paper, we describe a model-free diagnostic algorithm for multiple open-interconnectfaults. We use a worstcase model for the logic effect open faults may have on the circuit and argue that the independence from any explicit fault models is beneficial in dealing with physical defects that are difficult to model. The diagnostic algorithm is discussed in its two separate phases. The algorithm is applied to combinational and full-scan sequential circuits injected with one, two, or three open faults. The results exhibit the robustness of the method as it achieves good resolution within short computation time. In the future we plan to apply this approach to diagnosis of other types of faults as well as different types of faults present together.
